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On the Performance of Single-Gated Ultrathin-Body
SOI Schottky-Barrier MOSFETs
Joachim Knoch, Min Zhang, Siegfried Mantl, Member, IEEE, and J. Appenzeller, Senior Member, IEEE
Abstract—The authors study the dependence of the per-
formance of silicon-on-insulator (SOI) Schottky-barrier (SB)
MOSFETs on the SOI body thickness and show a performance
improvement for decreasing SOI thickness. The inverse subthresh-
old slopes S extracted from the experiments are compared with
simulations and an analytical approximation. Excellent agreement
between experiment, simulation, and analytical approximation is
found, which shows that S scales approximately as the square
root of the gate oxide and the SOI thickness. In addition, the
authors study the impact of the SOI thickness on the variation of
the threshold voltage Vth of SOI SB-MOSFETs and find a non-
monotonic behavior of Vth. The results show that to avoid large
threshold voltage variations and achieve high-performance de-
vices, the gate oxide thickness should be as small as possible, and
the SOI thickness should be∼ 3 nm.
Index Terms—Carrier injection, Schottky-barrier MOSFET,
threshold voltage shift, ultrathin body SOI.
I. INTRODUCTION
S CHOTTKY-BARRIER (SB) MOSFETs have recently at-tracted a renewed interest as an alternative to con-
ventional MOSFETs with doped source and drain contacts
[1]–[4]. However, SB-MOSFETs still show an inferior perfor-
mance if compared with conventional MOSFETs due to the
presence of SB at the contact–channel interfaces that reduce
the carrier injection into the channel. It is therefore desirable to
either achieve SB as low as possible or render the tunneling
probability through the barrier as high as possible to realize
high-performance SB-MOSFETs. On the other hand, it has
been pointed out that negative SB would be needed to obtain
the same ON-state performance as a conventional MOSFET [5],
[6]. SB to date, however, are positive and exhibit values of,
e.g., 0.28 eV for erbium silicide or larger for electron injection
[4]. Hence, increasing the carrier injection is indispensable
to improve the SB-MOSFET performance. With a simulation
study, we were recently able to show that in silicon-on-insulator
(SOI) SB-MOSFETs, the tunneling probability through the SB
increases with decreasing SOI thickness, allowing for an ex-
cellent electrical performance with steep inverse subthreshold
slopes S and high transconductances [5], [6]. Here, we will
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show this performance improvement in an experimental study.
To this end, we fabricated a number of SB-MOSFET devices
with varying SOI thickness and nickel-silicided source/drain
electrodes. The experimental results will be compared with
quantum simulations of a fully depleted SOI SB-MOSFET
based on the nonequilibrium Green’s function formalism [7].
It will be shown that the experimentally found improvement
with decreasing SOI thickness can be very well reproduced with
our simulations and is indeed a consequence of the improved
carrier injection in SOI SB-MOSFETs. An approximation of
the tunneling probability through the SB allows to set up an ana-
lytical expression of the dependence of the inverse subthreshold
slope on the SOI thickness dsoi. This expression shows that
S scales as
√
dsoi, suggesting that strong improvements of
the switching behavior are accessible in case of ultrathin-
body (UTB) SOI. However, despite a significant performance
improvement, the use of UTB SOI leads to a shift of the thresh-
old voltage Vth [8], [9]. Here, we investigate this Vth shift in
SOI SB-MOSFETs and show that they exhibit a nonmonotonic
dependence of the threshold voltage on the SOI thickness with
a minimum Vth for dsoi in the range of 2–4 nm. An analytical
expression for the threshold voltage is given, which allows
setting up design rules on how to optimize the performance
and minimize the threshold voltage shift of single-gated SOI
SB-MOSFETs.
II. EXPERIMENT
SB-MOSFETs with fully nickel-silicided source/drain elec-
trodes were fabricated on SOI wafers with a p-type doping of
1× 1015 cm−3 of varying thickness. A cycle of dry/wet thermal
oxidation and HF stripping was used to thin down the wafers to
the desired thickness. After mesa isolation, an ∼ 3.5-nm-thick
gate oxide was grown by low-temperature wet thermal oxi-
dation [10] followed by the deposition of a 200-nm n-type
polysilicon. Subsequently, the gate is patterned and spacers are
formed. The last steps include nickel deposition, silicidation
at 500 ◦C for 20 s, and removal of superficial nickel. Only
long-channel devices with a channel length of L = 2 µm are
fabricated to avoid any influence of short-channel effects. The
inset in Fig. 1 shows a transmission electron microscopy (TEM)
image of the source area of a readily fabricated device on a
25-nm-thick SOI. One clearly sees the encroachment of the
nickel silicide underneath the gate, which ensures that there is
no gap between the silicided source and the source-side edge
of the gate such that the gate has a good electrostatic control
of the SB at the silicide–silicon interface. The main panel of
Fig. 1 shows typical transfer characteristics of three devices
0018-9383/$20.00 © 2006 IEEE
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Fig. 1. Transfer characteristics of SOI SB-MOSFETs with dsoi = 10, 15, and
22 nm at Vds = −1 V. The inverse subthreshold slope is extracted from the
electron branch as indicated by the dashed lines. The inset shows a TEM image
of the contact area of a fabricated device with NiSi source/drain electrodes.
with different SOI body thicknesses of 10, 15, and 22 nm,
respectively. It is apparent that the inverse subthreshold slope
as well as the on-current of the devices are improved for
decreasing SOI thickness. As will become clear below, the
improvement seen experimentally is exactly what is expected
from simulations (see [5], [6]), proving that the use of UTB
SOI allows improving the carrier injection through the SB in
SB-MOSFETs.
III. S DEPENDENCE ON THE SOI
THICKNESS—COMPARISON OF THE
EXPERIMENT AND THEORY
Decreasing the SOI thickness improves both the switching
behavior and the on-current of SOI SB-MOSFETs (cf. Fig. 1).
However, to study the effect of varying SOI body thickness
on the performance of SOI SB-MOSFETs in more detail, the
ON-state does not provide an appropriate measure due to its
sensitivity to process-induced fluctuations of the SB height
and to the parasitic source/drain resistances.1 On the other
hand, for typical SB heights (such as 0.28 eV for erbium
silicide [4], 0.24 eV for PtSi [3], or 0.64 eV for NiSi), two
inverse subthreshold slopes can be found in the OFF-state
characteristics of SB-MOSFETs for small Vds [3], [5], [6]; if
the bulk potential in the channel is larger than the SB, the
current is determined by thermionic emission alone, and an
ideal inverse subthreshold slope can be expected in an electro-
statically well-tempered device. Once the gate voltage pushes
the conduction band (in case of an n-type SB-MOSFET) below
the SB, the OFF-state current is determined by a thermionic
and a tunneling part, i.e., Ith and IT , respectively. However,
for feasible experimental SB heights, the thermionic fraction
Ith is rather small, and the OFF-state is mainly determined
by the tunneling component of Id. In particular, if UTB SOI
is employed as required for ultimately scaled transistor de-
1In Fig. 1, we chose representative examples of transfer characteristics to
demonstrate the improvement of the ON-state gained when decreasing the SOI
thickness. However, devices with an SOI thickness of 8 nm exhibit a lower
ON-current, owing to increased parasitic source/drain resistances when silicid-
ing 8-nm SOI.
Fig. 2. (a) S versus SOI thickness extracted from experimental devices (black
hollow squares) and simulations (gray stars); in all cases, dox = 3.5 nm. Both
sets of data are in excellent agreement. Two-dimensional potential profiles of
the source Schottky diode for (b) thick and (c) thin dsoi.
vices, the effective SB is increased as will be discussed below.
Hence, S = (((∂Ith/∂Vgs) + (∂IT /∂Vgs))(1/(Ith + IT )))−1
≈ ((∂IT /∂Vgs)(1/IT ))−1, and therefore, the inverse sub-
threshold slope is insensitive to process-induced fluctuations
and therefore is taken as the relevant figure-of-merit here,
representing a robust measure to quantify the impact of varying
SOI thickness. This is confirmed by simulations and by the fact
that different experimental devices with the same dsoi and dox
exhibit a different ON-state current but the same value for S.
In the present study, the high barrier of nickel silicide allows
an unambiguous determination of the impact of dsoi and dox on
the performance of SOI SB-MOSFETs.
To be specific, the inverse subthreshold slope S of the
electron branch (as indicated by the dashed lines in Fig. 1) is
extracted from the measured data. A range of SOI thicknesses
between 7 and 22 nm have been realized on several sample
chips. Since the exact SOI thickness is not known for each in-
dividual device, we first confirmed for a few samples that S in-
creases with increasing SOI thickness by determining dsoi with
cross-sectional TEM images. Then, to get a functional depen-
dence of S(dsoi), we measured a large number (40–60 devices)
of transistors on each sample chip and extracted the corre-
sponding S values. We then correlate the frequency of the
appearance of S values with the frequency of the appearance
of SOI thicknesses (for each sample chip separately) extracted
from an ellipsometer mapping of the samples taken prior to the
fabrication process. Because a change in dsoi is the only device-
to-device variation that influences S, the correlation allows to
associate a certain SOI thickness with a certain value of S.
The result of the extraction of S from the measurements as
described above is shown in Fig. 2(a) (black hollow squares).
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In the present case, all devices have a gate oxide thickness
of dox = 3.5 nm. It can be seen that the experimental data
show a strong dependence of the inverse subthreshold slope on
the SOI thickness. In particular, the inverse subthreshold slope
decreases with decreasing dsoi, leading to a significant perfor-
mance improvement in terms of the switching behavior of the
devices. The reason for this improvement is an increased carrier
injection through the SB. This means that the SB can be made
thinner by decreasing dsoi without doping the semiconductor in
contact with the metal electrode. Note that an improvement of
S, i.e., a larger carrier injection, also implies an improvement
of the ON-state current as was already mentioned above. This
is a very important point because the ON-state performance of
SB-MOSFET is always determined by the SB (unless negative
SB are feasible), and it is therefore always necessary to increase
the carrier injection to improve the SB-MOSFET performance.
Next, we compare the experimental data with quantum sim-
ulations based on a one-dimensional model of a fully depleted
SOI SB-MOSFET. This comparison will allow to qualify the
model in use and, in turn, enables to set up an analytical
expression for the dependence of S on dsoi, which facilitates
predictions on how to design an SB-MOSFET properly.
The one-dimensional model is based on a modified Pois-
son equation [11] that has been successfully used to explore
the electrical characteristics of conventional SOI MOSFETs
[12]–[15]. This Poisson equation is used together with the
nonequilibrium Green’s function formalism to self-consistently
determine the charge in and current through the SB-MOSFET
[7], [16]. If the buried oxide thickness is large, the modified
Poisson equation for the surface potential Φf (x) is as follows:
d2Φf (x)
dx2








(εsi/ηεox)dsoidox being the relevant length scale
on which potential variations are screened. ρ includes the den-
sity of mobile charge as well as a constant charge background
due to doping. Φbi is the built-in potential, and η is a parameter
that accounts for the nonuniformity of the lateral field across
the SOI thickness [17]. It usually varies between 1.0 and 1.3; in
the following, we set η = 1.3. Recently, we were able to show
that (1) describes well the electrostatics of fully depleted SOI
SB-MOSFETs if dsoi/λ ≤ 1.5 [18]. The effect of an energetic
separation ∆E of the first subband due to vertical quantization
is taken into account in the simulations as well. For simplicity,
we consider ∆E as arising from the confinement of carriers
within a hard-wall potential, which, in a low-doped SOI film,
is a good approximation in the device’s OFF-state [19]. In
addition, the electric quantum limit is assumed with the first
subband contributing most to the current; higher subbands are
accounted for by a numerical factor Ms as in [20]. Finally, bal-
listic transport is assumed, which, however, has no significant
effect on the OFF-state of the device.
Inspecting (1), it already becomes apparent that the use
of UTB allows to improve the device characteristics. Since
in the OFF-state the density of mobile charge is small, ρ ≈
const. and (1) can be solved analytically, leading to an expo-
nential screening of the SB on the length scale λ. This means
Fig. 3. Potential distribution at the source Schottky diode. For the analytical
approximation, the tunneling probability (T (E)) = 1 for energies above Φ˜ and
zero otherwise. Φ0f is the surface potential several λ away from the interface.
that the barriers can be made thin, i.e., the tunneling probability
can be made large if dsoi and dox are made as small as possible.
Fig. 2 shows two-dimensional potential profiles of the source
SB for the same gate oxide thickness but with a large dsoi
[Fig. 2(b)] and a small dsoi [Fig. 2(c)]. Here, the black straight
lines are the surface potential, whereas the dashed lines belong
to the potential profile at the interface between channel and
buried oxide. It is apparent that in case of a small body thickness
[Fig. 2(c)], the SB becomes thinner, and hence, the tunneling
probability is increased as has been discussed above.
We have performed simulations of various devices with
dox = 3.5 nm and different SOI thicknesses. The channel
length was chosen such that short-channel effects are being
avoided. At the electrode–channel interfaces, an SB of 0.64 eV
was assumed as appropriate for NiSi, and a bias of 1.0 V was
chosen as in the experiments. Fig. 2(a) shows the values of S
extracted from the simulated curves (gray stars). An excellent
agreement is found between the simulated and experimental
data, which confirms that decreasing the SOI thickness leads
to an increasingly thinner SB and, hence, to an improved
carrier injection into the channel of SOI SB-MOSFETs. Note
that increasing the SOI thickness beyond dsoi > 1.5× λ, i.e.,
if dsoi > 4.5× dox, the bulk limit is reached, and the inverse
subthreshold slope in this case remains at a constant, rather
large value [18].
IV. ANALYTICAL ANALYSIS OF THE OFF-STATE
Analytical expressions for the current in the OFF-state and
hence for the inverse subthreshold slope and the threshold volt-
age of SOI SB-MOSFETs can be derived by approximating the
tunneling probability through the SB as follows: If for a certain
energy the barrier is thinner than a tunneling distance d, the
tunneling probability is set to 1. On the other hand, if the barrier
is larger than d, no tunneling occurs. Hence, the transmission
function T (E) is unity for energies above Φ˜ = Φf (d) and
zero below as illustrated in Fig. 3. Since in the OFF-state the
density of mobile carriers is small and a very lightly doped
substrate is considered, we set ρ = 0 in the following. Thus, the
Poisson equation (1) can be solved analytically yielding Φ˜ =
Φf (d) = (ΦSB − Φ0f ) exp(−d/λ) + Φ0f for a given d, where
Φ0f = Φg +Φbi is the surface potential in the channel several λ
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Fig. 4. S versus SOI thickness extracted from simulations for devices with
dox = 3.5 nm (light gray stars), dox = 1.5 nm (black squares), and dox =
0.5 nm (gray circles). The corresponding results of the analytical approximation
are shown as well. In all cases, the same tunneling distance d was used.
away from the contact interface (see Fig. 3). Then, for large Vds



















where Ms accounts for higher subbands. With S =
ln(10)((∂Id/∂Φ˜)(∂Φ˜/∂Vgs)(1/Id))−1, a closed expression



















An estimation for d can be obtained if the SB is approxi-
mated with a triangularly shaped potential of height ΦSB and
width λ. Using the transmission probability calculated with the
Wentzel–Kramers–Brillouin (WKB) approximation, an expres-
sion for d can be calculated that shows a weak dependence on
ΦSB as well as dsoi and dox. If the transmission probability
has dropped to e−2, d follows to be ∼ 3.1–3.9 nm for the SOI
thicknesses considered above (note that the limiting case d→ 0
can only be achieved if d/λ→ 0).
Fig. 4 shows simulated data points for S as well as results
from the analytical calculation for devices with dox = 0.5 nm
(light gray stars and dashed line), dox = 1.5 nm (black squares
and straight line), and dox = 3.5 nm (gray circles and dashed
line). Since the tunneling distance d is not exactly known, it was
chosen as a constant fit parameter to get the best agreement with
the simulated and experimental data. For all three different gate
oxide thicknesses, best results were obtained with d = 3.7 nm,
consistent with the range given above. The excellent agreement
between the analytical results and simulated data (and hence
with the experimental data in case of dox = 3.5 nm) is apparent,
showing that the analytical approximation describes the depen-
dence of S on dsoi and dox in SOI SB-MOSFETs very well.
Since λ is approximately proportional to
√
dsoidox, this gives
rise to the strong square-root dependence of S on dsoi shown
in Fig. 2(a). This finding seems to be in contrast to the results
reported in [21], where the authors claim that S is insensitive
to changes in dsoi. However, the reason for this discrepancy
is that the devices investigated in [21] are double-gate SB-
MOSFETs with dsoi = 5 nm and dox = 0.5 nm. The improved
electrostatics in such devices leads to a smaller λ if compared
with single-gated devices. Hence, dsoi = 5 nm in a double-
gate device with dox = 0.5 nm is already an SOI thickness
where the square-root dependence of S has become rather flat,
comparable to the behavior around dsoi = 10 nm of the single-
gated device.
The derivation of expression (3) has an important impli-
cation: S is independent of the doping concentration in the
channel as long as we consider a fully depleted device. In fact,
doping the channel leads only to a shift of the threshold voltage
as can be seen by inspecting (1) but does not improve the carrier
injection into the channel. Unless nonuniform doping profiles
are used as has been realized employing dopant segregation
during silicidation [22]–[24], the only way to improve the
carrier injection for a fixed SB is to make dsoi and dox as small
as possible.
V. VARIATIONS OF THE THRESHOLD VOLTAGE
As was discussed above, the performance of SOI SB-
MOSFETs improves with decreasing SOI thickness. However,
it is well know from conventional SOI MOSFETs that the use
of UTB SOI leads to threshold voltage shifts due to vertical
quantization [8]. It has been argued in [21] that double-gate
SB-MOSFETs are less vulnerable to such threshold voltage
fluctuations. However, as will become clear below, this is only
true in a narrow range of SOI thicknesses. Below and above this
range, Vth exhibits a strong dependence on the SOI thickness.
Fig. 5 shows simulated transfer characteristics for SB-
MOSFETs with dox = 3.5 nm and different SOI thicknesses as
indicated in the figure. In the simulation, the channel length
L was chosen long enough, i.e., L ≥ 100 nm, to avoid any
influence of short-channel effects.2 To extract Vth from the
curves, a constant current level of 10−5 A was chosen (see [25],
for instance), consistent with a linear extrapolation of the
Id−Vgs curves to zero gate voltage. It is apparent that the
threshold voltage significantly changes with dsoi: First, Vth gets
smaller with decreasing SOI thickness, but below dsoi = 3 nm,
it starts to increase again.
To understand this unusual nonmonotonic behavior, we make
use of the analytical approximation discussed in the preceding
section. For the determination of the threshold voltage, the same
constant current definition is employed as mentioned earlier.
Then, with the assumptions made above, i.e., that the Fermi
function can be approximated with an exponential and that
the first subband contributes most to the current, the following
2Since transport is being treated as ballistic, the exact channel length is
irrelevant as long as short-channel effects are absent. This is justified because
the SB represents the main scattering event, which is reflected in the fact that the
ballistic simulations provide almost the same current level as the experimental
devices (see, e.g., the device with dsoi = 10 nm in Figs. 1 and 5).
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Fig. 5. Simulated transfer characteristics of SB-MOSFETs with dox =
3.5 nm at Vds = 1 V for different SOI thicknesses. The threshold voltage is
extracted using a constant current level as indicated by the dotted line.
closed expression for Vth can be derived if we set (2) equal to a





























due to subband splitting
(4)
where C =Ms ∗ (2e/h2)
√
2πml (kT )3/2. Again, carriers are
considered to be confined within a hard-wall potential
yielding ∆E ∝ 1/d2soi, which gives comparable results to
Omura et al. [8] in case of low-doped SOI (see also [16]).
The first contribution to Vth stems from the presence of the
SB, whereas the second one is due to vertical quantization only
(note that vertical quantization also increases the effective SB
height as accounted for by the term (ΦSB +∆E)/q). Both
contributions are plotted in Fig. 6 for a dox = 3.5 nm. The
first contribution decreases with decreasing SOI thickness (gray
dotted line) due to an improved carrier injection for thinner SOI
as discussed above. The contribution due to vertical quantiza-
tion approaches Φbi/q for large SOI thicknesses but strongly
increases with decreasing dsoi (gray dashed line) because of
the 1/d2soi dependence. Therefore, one obtains a nonmonotonic
behavior of Vth(dsoi) as shown in Fig. 6 for three different dox
(straight lines). The two regions of increasing threshold voltage
overlap, and Vth has a minimum at dsoi ∼ 2−3 nm. In a narrow
range around this minimum, the threshold voltage of an SOI
SB-MOSFET is less sensitive to changes in the SOI thickness
than in case of vertical quantization alone, i.e., in case of a
conventional SOI device. The range of SOI thicknesses where
the Vth shift is small depends on dox and increases slightly with
decreasing gate oxide thickness as indicated by the hatched
area in Fig. 6. However, for smaller dsoi, the SB-MOSFET
exhibits the same threshold voltage shift as a conventional SOI
3Note that to obtain (4), 1/(1− exp(−d/λ)) ≈ 1/2 + λ/d and
1/(exp(d/λ)− 1) ≈ λ/d− 1/2 have been used, which is an excellent
approximation even for dsoi = 3 nm. For smaller dsoi, the second term in (4)
dominates.
Fig. 6. Threshold voltage versus SOI thickness for devices with dox = 3.5,
1.5, and 0.5 nm. The straight lines belong to the analytical approximation. The
gray dashed line displays the Vth contribution of vertical quantization, whereas
the gray dotted line refers to the contribution due to the effect of varying SOI
thickness on the electrical behavior of SOI SB-MOSFETs.
MOSFET, and for larger SOI ticknesses, a substantial Vth shift
is observed not seen in conventional SOI devices.
VI. DESIGN GUIDELINES FOR SOI SB-MOSFETs
The discussion above, and in particular the analytical model,
allows to set up the following design rules for SOI SB-
MOSFETs. First, the gate oxide should be as small as possible
to obtain a small λ that guarantees a good carrier injection
and, hence, an excellent electrical performance. Note that the
requirement of having a gate oxide as small as possible even in
long-channel devices is specific to SB-MOSFETs and in con-
trast to conventional MOSFETs where the first order dox should
be as large as possible, still avoiding short-channel effects.
Second, the SOI thickness should be scaled down to the range of
minimum Vth to avoid threshold voltage variations. For realistic
gate oxide thicknesses of 1–1.5 nm, the SOI thickness should be
around 3 nm. In this case, an excellent carrier injection through
the SB can be expected, leading to inverse subthreshold slopes
significantly less than 100 mV/dec and small threshold voltage
variations.
VII. CONCLUSION
We studied the impact of the SOI body thickness and gate
oxide thickness on the electrical behavior of UTB SOI SB-
MOSFETs. To this end, transistor devices with varying body
thickness were fabricated, and the inverse subthreshold slope
was extracted. The experimental data show a square-root depen-
dence on the SOI thickness resulting in an improved switching
behavior if dsoi is scaled down. A comparison between the
experimental and simulated data, as well as results from an
analytical approximation, yields excellent agreement. In addi-
tion, we show that SOI SB-MOSFETs exhibit a nonmonotonic
dependence of the threshold voltage on the SOI thickness. Our
analysis shows that the gate oxide thickness should be as thin
as possible, and the SOI thickness should be around 3 nm to
facilitate an excellent performance in combination with small
threshold voltage shifts.
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